Abstract. This paper presents a design method for drive circuit system of uncooled infrared detector of ULIS Company. On basis of theoretic analysis of uncooled infrared detector structure and demands for drive circuit, high precision regulated power supply, and second order active filter circuit are adopted to produce high precision, low noise adjustable bias voltage. Dividing frequency through FPGA, digital time sequence signal is produced to ensure the steadily and reliably of the detector. The simulation and test results indicate that the output bias voltage is consistent with the design value, and can ensure stability of the detector.
Introduction
The infrared imaging technology extends human vision. It is convenient to observe object when the light is insufficient and it has good disguise. The infrared focal plane array is the key to infrared imaging technology. It directly determines the system performance and image quality. The drive circuit ensures its performance in the system. Therefore the design of high precision, low noise drive circuit is the key and basis of infrared imaging system. The current study on image processing system of infrared imaging system in China and aboard is relatively mature, but the drive circuit is still simpler.
Drive Circuit Design
This design use uncooled infrared focal plane detector UL03162 of French company ULIS, its response wavelength range is 8~14μm, it consists of 384*288 micro bolometers. It has the feature of adjusting window, high performance, high reliability, low input power.
The best work condition of focal plane is obtaining smaller NETD and larger D* while the noise is minimize. Considered both factors, the range of bias voltage is very small. Therefore high precision and low noise bias voltage is the key to improving performance of the detetctor.
Overall Design
The digital output of UL03162 is 12bits digital signal using 2 6bits output. To add image depth, this paper adopts external A/D acquisition circuit. Instead of using A/D module in detector, it processes analog video signal after A/D conversion using higher-order A/D conversion chip. The drive circuit mainly consists of three parts (as shown in figure 1 ) aiming at four types of pins mentioned above. 
Bias Voltage Circuit Design
Bias voltage parameters of UL03162 is shown in Table 1 . As is shown in Table 1 , the voltages of UL03162 are quite different and have high demands for ripple factors. They can be divided into two types: power voltage and bias voltage, based on the requirements of bias voltage. Low dropout linear voltage regulators (LDO) and switching power supply (DC-DC) are the most widely-used power management chips. DC-DC has the features of high efficiency, high output current, low quiescent current, etc. but it has high output ripple and switching noises and is more expensive. The detector power consumption is low, but has high demands for voltage noise. Therefore LDO power management chips are adopted in this paper to restrain noise and improve anti-interference ability. Despite of its conversion efficiency, LDO has high stability and low noise. This paper adopts low power, low noise low dropout regulators of Linear Company: LT1962 series. Therefore VDDA and VDDL can be acquired directly from power chip.
As is mentioned above, high precision, low noise bias voltage is the key to infrared imaging system. Bias voltage can be divided into two types: fixed bias voltage and adjustable bias voltage, and fixed bias voltage is an atypical value. This paper adopts voltage reference circuit, resistance voltage divider circuit and high precision, low noise bias voltage generated by second order low-pass filter, as is shown in Figure 2 . As the GSK voltage is 2.12V, reference voltage source power chip ADR4520 is adopted produced by ADI Company. Its output voltage is 2.048V. Kernel topological structure is adopted to improve precision of reference voltage source. Its output current is 10mA, output noise voltage is 35.8 nV/√Hz. Reference voltage fitted requirements is acquired, using high precision resistance as resistance divider.
To eliminate high-frequency noise influence on bias voltage, Uninverting amplifier with second order RC filter is adopted to design an active low-pass filter to restrain high-frequency signal on reference voltage.
Transfer function of second order RC low-pass filter is：
Where,|H(jω)| = 1 √(1−ω 2 R 2 C 2 ) 2 +(3ωRC) 2 is amplitude-frequency response;
Suppose pass-band cut-off frequency is ω p , if |H(jω)| = 1/√2, pass-band cut-off frequency can be obtained:
（2）
Therefore RC is inversely proportional to pass-band cut-off frequency bandwidth. Filters bandwidth can be adjusted by adjusting capacitor and resistance. As high frequency noise of bias voltage on detectors should be reduced, suppose cut-off frequency f p = 1Hz, then ω p = 2πf p = 6.28kHz. RC ≈ 0.06 can be calculated by formula (2), R=6KΩ, C=10μF is recommended.
Noninverting amplifier uses ADA4500-2 chip of ADI Company as operational amplifier. As is shown in figure 2 , output bias voltage is: Table 2 . Its highest frequency is 60Hz. In order to facilitate follow-up dispose, this paper chose 320×240 window and 5Hz frequency. Requirements of signals are shown in figure 3 . The main clock MC is the basic clock unit of the detector and pixel signal. The integration N line pixel signal and digital output of N-1 line are simultaneous. The valid and maintenance time of high levels must be between 15TMC and 320TMC and it can only be triggered when RESET signal is low level. Since Line clearance is 17TMC at least, its period cannot be less than 337TMC. RESET is line-by-line read of the image. The valid and maintenance time of high levels is less than 1TMC, and its frequency is smaller than frame rate. Therefore the main clock period can be obtained.
Therefore, the main clock frequency the infrared detectors requiring should be larger than 4MHz. In order to facilitate follow-up circuit design, the main clock frequency is set 5MHz. As is shown in figure 2 , the digital signal of the infrared detector is designed by FPGA. Using 20MHz high precision oscillator as the clock source of FPGA system, the main clock frequency (5MHz) is acquired by frequency division. In order to ensure stable status of the hardware circuit, status machine is started after 20ms time delay. Then time sequence driving circuit produce loop signal RESET to make state machine into the enable state, the high potentials of RESET to reset the detector, then the integral signal began to work. When the state machine into the state of integral, produce higher level of INT in 8μs, then to maintain low level, at the same time start the two counter (row counter and column), column counter count from zero to 320 is to complete a line integral and then into line clearance delay state, the line counter add by one, cycle in order to produce INT enable signal. Then judge line count, lines when counting to 240, the total number of points a frame image is completed, the state machine into the frame clearance delay state, start a new frame of driver.
Experimental Results and Analysis
According to direct-current standard voltage source verification regulations, voltage amplitude and RMS noise parameters are measured by using digital voltmeter and SN785 dynamic signal analyzer with less error than the examined standard voltage source. After 15 times of sample-averaging with digital voltmeter, the test results of all bias voltages fit requirements. Using dynamic signal analyzer to analyses analog 2.8V bias voltage source, figure 4 shows that the noise of 100kHz internal core voltage source is 31.93μV, and decreases with the frequency increasing. Therefore infrared bias voltage circuit this paper designed fits requirements on precision and noise coefficient. 
Conclusions
This paper decreases noise coefficient of bias voltage by optimizing active filters. Due to the digital adjustable voltage produced by digital potentiometer and DAC programmable voltage output technology, the size of circuit board is reduced. It helps the miniaturization of infrared imaging system. By testing the bias voltage source, it fits requirements of UL03162, providing high precision, low noise bias voltage and time sequence signal produced based on FPGA. This design has strong portability and stability, and lays foundation for the built of follow-up infrared imaging system.
